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Abstract: – We propose a design flow for Globally Asynchronous Locally Synchronous systems, which can
be used by designers without prior knowledge of asynchronous circuits. The design flow uses conventional
synchronous design tools and we have developed a tool to generate and handle the asynchronous circuits in
the flow. The design flow starts with high-level model of the system behavior and proceeds down to an
implementation in an FPGA or an ASIC. The generated asynchronous wrappers can produce its own clock
signal using an internal oscillator or use an external oscillator. An external oscillator can be used if a specific
clock frequency must be obtained. The proposed design flow is currently used for implementing a physical
layer for a wireless LAN.
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1 Introduction
Most communication and signal processing systems
have a data-flow structure that easily can be mapped
to a corresponding hardware structure. This struc-
ture should be communication centered with data-
driven function units. All units are separated into
clock domains that use a robust communication
scheme between the clock domains. With Global
Asynchronous Local Synchronous (GALS)
scheme [1] it is possible to remove the global clock
and replace it with an asynchronous communication
scheme. Each unit consists of an asynchronous
wrapper and a synchronous module. The design of
the synchronous modules can use a conventional
synchronous design flow. The design of the asyn-
chronous wrapper is a more challenging task. Asyn-
chronous circuits are in general more challenging to
design than synchronous circuits. A synchronous
circuit is timed by the clock and it does not matter if
glitches occur in the synchronous circuit as long as
the glitch is not sampled by the receiving register. A
glitch in an asynchronous circuit may be fatal,
depending on the used scheme. Asynchronous
design flows are also lacking the multitude of design
tools that exists in a synchronous design flow. An
overview of asynchronous design methodologies is
given by S. Hauck in [2].
The asynchronous wrapper separates all synchro-
nous modules into independent clock domains. This
results in a synchronous module that can be modi-
fied without affecting the rest of the system. This
allows design groups to work concurrently and inde-
pendently on different synchronous modules.
Furthermore, it supports reuse of synchronous
modules and IP blocks.
A digital system is in the GALS approach,
divided into separated units. This divide-and-
conquer approach alleviates some of the problems
that occur when the process geometries are scaled
down. This allows the designer to include more and
more functionality. However, this generates prob-
lems since signals on adjacent wires interact due to
the cross coupling, and the wire delay increases for
global wires [3]. The interconnect effects makes it
problematic to transfer information over long
distances in one clock period. By dividing a design
into smaller units with up to 50 000 gates in each
unit, at least the local interconnect is alleviated [4].
We advocate that the most important benefit of
the GALS based approach is the increased design
efficiency, which is obtained by the inherent divide-
and-conquer method. In this work, we have devel-
oped a design flow for GALS systems that can be
used by a designer who have no prior knowledge of
how to design asynchronous circuits. This design
flow solves the problem with designing asynchro-
nous circuits and allows the designer to focus on the
designs of synchronous modules. A tool in MATLAB
has been developed to automatically generate the
required asynchronous wrapper for a synchronous
module.Our tool in MATLAB is currently targeting
Altera's Stratix II FPGA, but can easily be extended
to work with standard-cell based ASICs or other
FPGAs. The used asynchronous handshake port in
this work, have previously been tested in an Xilinx
Virtex II FPGA [5]. In this paper, we have focused
on FPGA, because of the short turn-around-time.
However, the principle of the design flow is the
same for both an FPGA and ASIC design.
 The paper is organized as follows: Section 2
gives an overview of GALS, Section 3 shortly
describes the used design for the design flow and
Section 4 describes the design flow used for imple-
menting a GALS system. Section 5 shortly discusses
the implemented GALS system.
2 Globally Asynchronous
Locally Synchronous Systems
In this paper, we refer to GALS as a digital system
partitioned into modules with their private clock
domains with unrelated clock frequencies. Each
clock domain is locally synchronous and may
locally generate its own clock signal using a local
oscillator. An asynchronous communication scheme
is used to communicate between clock domains. To
handle the asynchronous communication between
units, an asynchronous wrapper is added around
each synchronous module. The asynchronous
wrapper can be equipped with functions, such as a
local clock, communication ports, tunable voltage
supply, level-shifters, testing circuits, and FIFOs [6].
In Fig. 1, a generic asynchronous wrapper with a
synchronous module is illustrated.
In a GALS system, advantages are found in that
both asynchronous and synchronous techniques can
be mixed. The synchronous modules are designed
using conventional synchronous design tools. The
communication scheme between different clock
domains uses an asynchronous communication
scheme, which have the advantage that the transmit-
ting and the receiving module does not have to know
exactly when data will be transferred. The hand-
shake scheme acts as a rendezvous for the transmit
and the receive units.
GALS have been used in several ASIC imple-
mentations. F.K. Gürkaynak et al. [7] implemented a
GALS bus chip and M. Krstic et al. [8] implemented
a baseband processor for wireless LAN. The design
used in our work is similar to the design used in [8],
with the difference that we use a design flow from a
high-level description down to an implementation in
an FPGA, which is further described in Section 4.
F.K. Gürkaynak et al. [7] has developed a tool called
moduleassembler that helps to automate the design
flow for GALS in an ASIC design. However, the
local clock generation is still handled outside this
tool and the designer still have to have knowledge
about asynchronous ports and how different ports
can be combined.
3 IEEE 802.11a
We have used the standard IEEE 802.11a [9] as an
example for the design flow. IEEE 802.11a specifies
the physical layer of a wireless LAN. The standard
is based on Orthogonal Frequency Division Multi-
plexing (OFDM) and supports different data rates
from 6 Mbit/s up to a maximum of 54 Mbit/s (raw
bit rate). The physical layer includes channel
encoding/decoding, modulation/demodulation and
synchronization.
For the development of the design flow for a
GALS system, we have selected IEEE 802.11a for
the principles of data rate changes.
3.1 Implementation aspects
Figure 2 shows the block diagram of an IEEE
802.11a transmitter. For a specific bit rate (i.e., 6
Mbit/s to 54 Mbit/s), the rate of the data flowing
between computation blocks is different. This must
be handled by the state machine in the transmitter so
that a computation block does not run out of data.
The computation blocks shown in Fig. 2 have
been partitioned into different clock domains, which
are represented by dotted boxes. An asynchronous
wrapper is used to handle the asynchronous commu-
nication between domains. Blocks that communicate
through an asynchronous communication channel
(e.g., the convolution encoder and the interleaver)
can use simplified state machines, because the
communication channel will automatically handle
the data flow through the channel between these
blocks. With help of the asynchronous wrapper, the
state machine in the interleaver does not have to
Fig. 1: Asynchronous wrapper with a synchronous module.
 	



	
	










consider whether the convolution encoder can send
data. The wrapper for the interleaver stops the local
clock until the convolution encoder sends data. The
last clock domain shown in Fig. 2 differs from the
other domain in that this domain feed the digital-to-
analog converter (DAC) with data at 20 Msample/s.
Hence, an external stable oscillator will be used.
It is relatively easy to handle the data rate differ-
ence in a synchronous implementation of IEEE
802.11a. However, for a more complicated system,
GALS has an advantage in that neither the sending
synchronous module nor the receiving synchronous
module have to know if the other domain is ready to
receive or send data.
4D e s i g n  F l o w
The GALS design flow is shown in Fig. 3. We have
omitted the iterative loops that exist between
different phases in the design flow to reduce the
number of edges in the figure.
The IEEE 802.11a physical layer is modeled in
Simulink and the implementation is targeting an
Altera Stratix II FPGA [10]. We have chosen
Simulink/MATLAB from MathWorks [11], to model
the system and to generate the asynchronous
wrapper.
4.1 System Design
Simulink is a model design and simulation tool for
model-based designs, which is integrated with
MATLAB. A system model is easily built using
predefined functions from MATLAB or blocks from
Simulink. A top-down design approach can be used
in Simulink to create several models of the design.
Starting with a high-level description model of the
system that defines the behavior of the system, we
add more implementation aspects to the model as it
gets closer to the HDL phase, and we end with a bit
true model.
As a starting point for our Simulink model, we
used a demonstration model supplied with Simulink,
which have some similarities with the IEEE 802.11a
standard. This model has been developed so that it
supports the physical layer for IEEE 802.11a. Our
last model in Simulink is a bit true model, which
uses bit true MATLAB models of the FFT and IFFT
from Altera. The final Simulink model will be used
as a reference model in the rest of the implementa-
tion phase to generate test data and reference data.
4.1.1 Clock domain partition
In the HDL phase in Fig. 3, computation blocks are
divided into different clock domains. The decision
on how to partitioning the design into clock domains
can be obtained in Simulink. A starting point to
divide a system into clock domains is to merge
blocks with a high intercommunication rate in the
same clock domain and separate blocks with low
intercommunication rate into different clock
domains. Blocks, which have a variable data rate, as
mentioned in Section 3.1, can be divided into sepa-
rated clock domains to let the asynchronous wrapper
handle the data flow.
Other schemes to partitioning a GALS system is
to examine the power consumptions in the clock
network and find a partition of the design that lowers
the clock power consumption [12][13] or to reduce
the impact of long wire delays by partitioning the
design [14]. 
Fig. 2: IEEE 802.11a transmitter, divided into five clock domains.
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Fig. 3: The design flow.
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 4.2 Asynchronous Wrapper Generation
So far, the GALS design flow is the same as the
synchronous design flow. The difference is the HDL
phase in which the design includes the asynchronous
wrappers to handle the asynchronous communica-
tion between clock domains.
Most synchronous designers have no or little
knowledge of how to design a functional asynchro-
nous wrapper. Therefore, we have developed a tool
in  MATLAB that generates the necessary compo-
nents for the asynchronous wrapper so that a
designer can use GALS without designing any asyn-
chronous circuits. The tool in MATLAB generates
the following components:
• Behavioral model for asynchronous wrappers
to be used in the HDL phase.
• Verilog Quartus Mapping file (.vqm) describes
the logic circuitry used in the asynchronous
wrapper in terms of D flip-flops and lookup
tables.
• Quartus Setting File (.qsf) contains the
constrains to the place and route tool, on how
the logic is relatively placed in the
asynchronous wrapper.
• A second .qsf file for each asynchronous
channel used, that sets up constraints for the
timing analysis in the place and route tool.
The asynchronous wrappers are skipped in the
synthesis phase of the design flow. Hence, there are
no files generated for the synthesis part of the design
flow.
4.3 Asynchronous Channel
Between each communicating unit, there is an asyn-
chronous communication channel. The channel typi-
cally consists of an active port and a passive port,
where one is a data input port and the other is a data
output port.
The tool in MATLAB, by default, generates active
output ports, passive input ports and dual-rail
signaling for the asynchronous wrapper. The default
asynchronous communication channel is shown in
Fig. 4. The designer only has to specify the size of
the data bus and the number of inverters in the local
ring oscillator or set the numbers of inverters to zero
if an external clock should be used. Hence, the
designer does not have to consider the details in the
asynchronous handshake circuits.
Designers who have knowledge in asynchronous
handshake schemes have the opportunity to select
between single-rail/dual-rail and active/passive
input/output ports respectively. Single-rail and dual-
rail signaling is further described in Section 4.7.
4.4 Asynchronous Wrapper
In Fig. 5, a simple asynchronous wrapper is illus-
trated. The wrapper has one input port and one
output port and internally a local clock. The designer
does not need to understand the internal circuits of a
wrapper, only how it is used by the synchronous
module to send and receive data to and from other
synchronous modules. Our asynchronous communi-
cation ports receive or transmit data each time an
enable signal (Enx) makes a high-to-low or low-to-
high transition [15]. This is the only signal that has
to be handled by the synchronous module to transfer
data between clock domains using the asynchronous
wrapper. The wrapper will handle the communica-
tion to other domains in a safe way that do not intro-
duce problems with metastability, which otherwise
Fig. 4: Asynchronous communication channel.
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Fig. 5: An example of an asynchronous wrapper.
Fig. 6: Communication between two synchronous modules.
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is a problem when communication between clock
domains with different clock frequencies [16]. The
asynchronous wrapper stops the local clock when
data is to be sent or received and the local clock is
started again when all data has been sent or received.
An example of communication between two
synchronous modules using the communication
channel shown in Fig. 4 is shown in Fig. 6. Both
modules transfer data the first two clock cycles. In
dual-rail signaling, d.t and d.f represents one and
zero data, respectively.
The asynchronous wrapper (shown in Fig. 7) for
the last clock domain in Fig. 2 is little different from
the wrapper shown in Fig. 5, which is used for the
other clock domains. The DAC must have a clock
frequency of 20 MHz and to handle this, an external
clock is used for the DAC. The same external clock
signal is used by the asynchronous wrapper to derive
an internal clock. This local clock will be stopped
while waiting for data to arrive on the asynchronous
communication channel. Figure 8 shows an example
waveform for signals in Fig. 7. The signals are
global clock (GClk), enable signal (En1), local clock
(Clk), and clock error (Clk_error). Each time the
enable signal (En1) makes a transition, the local
clock is stopped and an asynchronous handshake is
started. The internal clock gating is designed so that,
the local clock will always be stopped for at least
one clock cycle. Hence, if a 20 MHz clock
frequency is needed, the global clock (GClk) needs
to have a frequency of 40 MHz. In Fig. 8, two data is
received (En1 makes two transitions). The asynchro-
nous wrapper is designed to signal if the local clock
is stopped for more than one clock cycle. The first
transfer is received without problems, but the second
transfer takes to long time to arrive. Clk_error is
asserted to alert the synchronous module and the
module can then take appropriate action.
4.5 HDL
The translation to HDL code is currently done
manually, but a Simulink-to-VHDL converter [17]
can be used to translate from a Simulink model to a
HDL model.
There are FPGA vendor specific tools in
Simulink, which can be used to implement the
design in an FPGA using Simulink, such as DSP
Builder from Altera [10] and System Generator
from Xilinx [18]. Both these tools generate HDL
code using special blocksets in Simulink that are
specific to the vendors FPGAs. In our case, we want
to include asynchronous wrappers into the design,
which can be complicated using the design flow of
these tools because of the asynchronous circuits.
However, it may be possible to implement parts of
the synchronous design using these tools.
In the HDL phase, the design is described as a
GALS system. The design has been divided into
clock domains and has asynchronous communica-
tion between clock domains using the generated
asynchronous wrappers. With help of the behavior
description of the asynchronous wrappers and asyn-
chronous communication channels, the designer can
focus on the implementation of the synchronous
modules.
4.6 Synthesis
The asynchronous part of the design is not run
through synthesis. In general, conventional synchro-
nous synthesis tool does not handle asynchronous
circuits correct.
The function specified in the Karnough map
shown in Fig. 9 is implemented differently in a
synchronous implementation compared to an asyn-
chronous implementation. Single input change (SIC)
and fundamental mode (circuit must be stable before
new input is applied), is assumed for the asynchro-
nous implementation. If the input signals are a = b =
‘1’, c = ‘0’ and after a while c changes to ‘1’ and
assuming that the upper AND gate shown in
Fig. 9(a) is faster than the lower AND gate, then the
output signal will become ‘0’ for a short period of
time. This is not a problem for the synchronous
implementation as long as the clock period is long
enough so that the output is stable when the signal is
sampled by a register. However, for an asynchro-
Fig. 7: Asynchronous wrapper using a global clock.
Fig. 8: Example of clock gating.
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nous implementation it could be fatal as the glitch
could be interpreted as valid data. In the second
implementation, in Fig. 9(b), an AND gate is added
to cover f = ’1’ when the input changes from
a = b =’ 1 ’ ,  c =’ 0 ’  t o  a = b = c = ’1’. The second
circuit is free of hazards as long as only one input
change at a time. Both circuits works fine in a
synchronous environment. A synchronous synthesis
tool would remove the redundancy that has been
added in Fig. 9(b) to remove glitches on the output.
However, it is possible to use attributes in the HDL
code to keep the synthesis tool from modifying the
asynchronous part, e.g., attributes such as
dont_touch or preserve_signal.
In this design flow, synthesis is only performed
on the synchronous part of the design and each
synchronous module is synthesized individually.
All asynchronous communication ports have a
clocked register to store data coming in or going out
of the communication port. These registers have to
be accounted for in the synthesis when setting up the
timing constraints. These registers guarantee that the
data are stable when transferred through the channel
or read by the synchronous module, respectively.
4.7 Place and Route
The logic description of the asynchronous wrappers
is included together with the placement and timing
information in the place and route tool.
The logic for the asynchronous wrappers have
fixed relative placement and the place and route tool
only has to place the asynchronous wrapper blocks
and route the signals used by the asynchronous
wrapper.
For a synchronous signal, there is a timing
window, in which the signal must reach its destina-
tion. This sets constraints on how long a signal can
be routed. In the case of the asynchronous communi-
cation channel and single-rail (shown in Fig. 10),
this timing window is a relative window. The data is
bundled with the handshake signals (shown in
Fig. 10(b)) so that it is only important when both
data and handshake reach its destination. The four-
phase handshake protocol for single-rail is shown in
Fig. 10(b). The asynchronous ports are designed so
that the data starts to propagate through the commu-
nication channel at the same time as the enable
signal (En) propagates from the synchronous
module towards the asynchronous port. This lowers
the probability to have problem with the timing in
the asynchronous communication channel.
An alternative to single-rail is dual-rail (shown in
Fig. 11). Each data here occupies two wires and
complete detection is used in the receiver to detect
when data has arrived. Figure 11(b) shows the
transfer of a single data bit, d.t signals when data is
one and d.f signals when data is zero. Figure 11(c)
shows the four-phase handshake for dual-rail, first a
cc
01 01
ab
00 0 0
ab
00 0 0
0 101 0 101
11 1 1 11 1 1
1 010 1 010
(a) (b)
Fig. 9: Circuit (a) with hazards and (b) without hazards 
assuming SIC.
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(a) Single-rail. (b) Four-phase single-rail 
handshake protocol.
Fig. 10: Communication using single-rail.
(a) Dual-rail. (b) One dual-rail data bit.
(c) Four-phase dual-rail
handshake protocol.
Fig. 11: Communication using dual-rail.
#


 #

& 


.






/01 /-1zero is sent and then a one. Because one of d.t or d.f
always signals data, these two signals can be used to
detect data completion [2].
Dual-rail introduces more overhead compared to
single-rail because of the completion detection. A
larger bus will give a large logic overhead and slow
down the communication because of delay in the
completion detection logic. On the other hand, there
are no timing problems with the bus routing in the
asynchronous communication channel because all
data must arrive before the completion detection
signals that the data has been received. Because the
dual-rail does not have timing problem with the bus
routing, dual-rail has been selected as default
communication scheme in the channel.
4.8 Limits of the Asynchronous Wrapper
The current version of the asynchronous port that is
generated by the tool in MATLAB, cannot prioritize
between two communication channels, e.g., if one of
the channels consumes data faster than the other
channel. The communications between modules are
using static scheduling, so that it is not possible for
the synchronous module to detect when data is avail-
able on another communication channel.
By extending the ports, it is possible to get a first
come first served functionality [19], which allows
the synchronous module to prioritize between
communication channels. It also allows use of
dynamic scheduling so the synchronous module can
get status information of the communication chan-
nels.
5 Using the GALS Design Flow
The physical layer of the 802.11a transmitter has
been implemented and tested in a Stratix II FPGA.
The different clock domains in the implementation
are shown in Fig. 2 (excluding the test bench clock
domain) and the five different internal clocks are
shown in Fig. 12. The clock signals shown in Fig. 12
is marked with one to five and is corresponding to
the clock domains in Fig. 2, left to right. The trans-
mitter is sending the example specified in the IEEE
802.11a standard [9] and Fig. 12, only shows a small
part of the local clock signals for this example. The
first four clock domains are using ring oscillators
and the last clock domain is using an external oscil-
lator. The first two clock signals are stopped quite
often and the third is stopped occasionally, whereas
the last two clock domains are always running while
a package is transmitted. Our tool successfully
handled the asynchronous wrappers while imple-
menting the wireless LAN. To test that also a
designer without knowledge of asynchronous circuit
can use GALS, we let an undergraduate student
follow the described design flow. For the implemen-
tation part, the student was given the asynchronous
wrapper generation tool and a short description of
how to include generated files in the Quartus tool.
The students master thesis project [20] was to build
a model of the MPEG-2 decoder in Simulink and to
implement parts of the decoder using the described
design flow. The student successfully implemented a
GALS system in an FPGA. Hence, it is possible for
a designer to use our tool to create a GALS imple-
mentation without knowledge of asynchronous
circuits.
6R e s u l t
A tool has been developed to be able to use asyn-
chronous circuits in a synchronous design flow. The
IEEE 802.11a transmitter physical layer has been
implemented using the proposed design flow. The
GALS system consisted of five clock domains
(excluding the test bench clock domain), each with
asynchronous wrappers generated by the tool in
MATLAB. Both internal and external oscillators have
been used. The implementation has been success-
fully been tested in a Stratix II FPGA.
7C o n c l u s i o n
This paper has introduced a design flow for GALS
systems using standard synchronous design tools. A
designer without prior knowledge in asynchronous
Fig. 12: Internal clock signals from clock domains shown in 
Fig. 2, (left to right).
5
4
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2
1circuits can design a GALS system using our design
flow, and this has been verified with help of an
undergraduate student. The undergraduate student
have used the described design flow and success-
fully implemented a GALS system in an FPGA. Our
tool is generating two versions of the asynchronous
wrapper, one behavior version used for simulation
and a second version used in the place and route
tool. The tool described in this paper focus on imple-
menting a GALS system in an FPGA, but the tool
can be extended to also include implementations in
an ASIC. The asynchronous wrappers currently only
allow static scheduling but can be extended to
handle dynamic scheduling.
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